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Abstract 
This paper reports the development of a novel 0-level packaging technology for (RF-)MEMS based on a collective 
cap transfer technique carried out on wafer scale. By taking advantage of the advances in temporary wafer support 
systems, it is now possible to fabricate very thin (below 100μm) capping dies and transfer these collectively in a 
single step at the wafer-level to a MEMS substrate. 
 
© 2011 Published by Elsevier Ltd. 
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1. Introduction 
MicroElectroMechanical Systems (MEMS) contain movable fragile parts that must be packaged in a 
stable environment. Wafer-level or zero-level packaging has therefore become a key element in the 
MEMS processing. It creates a device-scale enclosure around the MEMS devices, serving as a first 
protective interface [1]. It also answers to the trend of reducing package footprint and profile. 
Two general approaches designated as “thin-film capping” and “chip capping” co-exist [1,2]. 
Compared to the commonly employed chip capping, thin film packaging offers a smaller form factor and 
a lower cost, but this comes at the price of a higher process complexity. This paper reports on a packaging 
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method that is situated in between the chip capping and the thin film capping and as such combines the 
best attributes of both. 
Advances in temporary wafer support systems have enabled the fabrication of very thin wafers [3]. 
This made possible the packaging of MEMS devices at the wafer-level by the collective transfer of 
thinned and pre-singulated caps, this way keeping process costs under control. 
2. Package fabrication and characterization 
2.1. Process flow 
The principal process flow for the wafer-level MEMS package is depicted in Fig. 1. First, a cap 
substrate is mounted on a carrier substrate using a thermoplastic glue (situation (a)). The cap substrate is 
next thinned down (typically to 100Pm) by grinding (situation (b)). Two subsequent litho patterning steps 
followed by two deep silicon etch steps are performed to define the cavities for protecting the MEMS 
devices and to singulate the dies (situation (c)). A permanent bonding layer is then patterned, defining the 
bond frame (situation (d)). Now, the carrier with the glued caps is ready for alignment and assembly to a 
MEMS substrate (situation (e)). The carrier is then debonded and finally, the glue residues are stripped 
(situation (f)). 
 
   
(a) Mounting on carrier (b) Cap wafer thinning (c) Cavity and die singulation etch 
   
(d) Bond layer patterning (e) Permanent bonding (f) Carrier debonding and cleaning 
Fig. 1. Schematic cap transfer process flow 
2.1. Deep silicon etch optimization 
One of the key elements to enable a successful cap transfer is to optimize process step (c), the cavity 
and die singulation etch. Indeed using a standard deep silicon etch recipe on a wafer that was thinned 
down by mechanical grinding while bonded to a carrier leads to the formation of a high amount of grass 
due to surface damage as depicted in Fig. 2(a) to (c). Therefore, it was necessary to adapt the etch process 
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by including an initial high power “breakthrough” step combined with a wet surface cleaning in a 
HF/HNO3 mixture. Defect free etches have been obtained this way as shown in Fig. 2 (d) and (e) [4]. 
 
   
(a) Grass formation after DRIE (b) Defects on ground surface (c) Grass formation after DRIE 
  
(d) Ground surface after chemical clean (e) Optimized process results: grass free 
Fig. 2. Surface defect impact on deep silicon etch quality (cf. situation of Fig. 1(c)). 
2.2. Collective cap transfer 
Using this method, multiple 250μm thick caps mounted onto a carrier substrate (wafer) have been 
transferred in a single operation to another substrate (wafer) using photo-sensitive BCB as the bonding 
and sealing layer (situation as in Fig. 1(e)). BCB has the added advantage of very low RF losses. One key 
step in this case is the debonding of the carrier substrate and the removal of glue residues (situation of 
Fig. 1(f)), which is linked to the temporary bond material used. Indeed various debonding methods 
including chemical dissolution of the glue, thermal sliding or room temperature peeling of the carrier 
substrate co-exist. In the example shown in Fig. 3, the carrier wafer has been removed after chemical 
dissolution of the glue material in acetone. Collectively transferred cap show liquid (water) tightness and 
a shear strength exceeding 100 MPa, which is very much compliant with the MIL-STD-883 [1]. 
Transfer of thinned caps to below 100μm has also been explored successfully by thermal slide 
debonding of the cap substrate, opening the way for further 3D co-integration with through silicon vias. 
 
 
(a) Capping by Die to Wafer bonding 
 
(b) Capping by collective transfer 
Fig. 3. Packaged samples after die-to-wafer (a) or wafer-to-wafer bonding and collective cap transfer (b) 
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3. RF Performances 
Finally, the packaging process has been demonstrated on real capacitive RF-MEMS switches [5] 
shown in Fig. 4 (a). RF performances of the switch have been measured before and after capping with 
high resistivity !NȍFPSi caps and using BCB for the bonding material. Transmission S-parameters 
(S21) for on (insertion loss) and off (isolation) states have been recorded. Negligible impact on the RF 
characteristics (see Fig. 4 (b)) by the package has been observed for the frequency range of 0-30 GHz. 
 
 
(a) SEM view of unpackaged RF-MEMS switch [5] 
 
(b) Transmission S21 of RF-MEMS switches before and after capping 
Fig. 4. Measured RF performances of packaged MEMS switches 
4. Conclusion 
Combining wafer-level packaging with advances in temporary wafer support system enabled the 
successful packaging of MEMS devices by the collective cap transfer process with minimum impact on 
RF performances. Demonstration of transfer with thinner structures below 100 μm is also opening the 
way to additional integration of MEMS devices with 3D devices thanks to the integration of TSVs. 
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